[PATCH/committed] sim: drop redundant SIM_AC_OPTION_WARNINGS

Message ID 20210615032014.10833-1-vapier@gentoo.org
State New
Headers show
Series
  • [PATCH/committed] sim: drop redundant SIM_AC_OPTION_WARNINGS
Related show

Commit Message

Eli Zaretskii via Gdb-patches June 15, 2021, 3:20 a.m.
The common code already calls this, so no need to do so in arch dirs.
We leave the calls that disable -Werror.  This will help unify the
configure scripts.
---
 sim/aarch64/configure       |   2 +-
 sim/aarch64/configure.ac    |   1 -
 sim/arm/configure           |   2 +-
 sim/arm/configure.ac        |   1 -
 sim/avr/configure           |   2 +-
 sim/avr/configure.ac        |   1 -
 sim/bfin/configure          | 206 ++++++++++++++++++------------------
 sim/bfin/configure.ac       |   1 -
 sim/ft32/configure          |   2 +-
 sim/ft32/configure.ac       |   1 -
 sim/microblaze/configure    |   2 +-
 sim/microblaze/configure.ac |   1 -
 sim/msp430/configure        |   2 +-
 sim/msp430/configure.ac     |   1 -
 sim/pru/configure           |   2 +-
 sim/pru/configure.ac        |   1 -
 sim/riscv/configure         | 190 ++++++++++++++++-----------------
 sim/riscv/configure.ac      |   1 -
 18 files changed, 205 insertions(+), 214 deletions(-)

-- 
2.31.1

Patch

diff --git a/sim/aarch64/configure.ac b/sim/aarch64/configure.ac
index 381682fb5f09..7ac149a5f9db 100644
--- a/sim/aarch64/configure.ac
+++ b/sim/aarch64/configure.ac
@@ -25,6 +25,5 @@  AC_CONFIG_MACRO_DIRS([../m4 ../.. ../../config])
 SIM_AC_COMMON
 
 SIM_AC_OPTION_ENDIAN
-SIM_AC_OPTION_WARNINGS
 
 SIM_AC_OUTPUT
diff --git a/sim/arm/configure.ac b/sim/arm/configure.ac
index 7638b6d8e11b..ec8a87e7d397 100644
--- a/sim/arm/configure.ac
+++ b/sim/arm/configure.ac
@@ -5,6 +5,5 @@  AC_CONFIG_MACRO_DIRS([../m4 ../.. ../../config])
 SIM_AC_COMMON
 
 SIM_AC_OPTION_ENDIAN
-SIM_AC_OPTION_WARNINGS
 
 SIM_AC_OUTPUT
diff --git a/sim/avr/configure.ac b/sim/avr/configure.ac
index 9d6e1e6ded71..8cd4d23a479b 100644
--- a/sim/avr/configure.ac
+++ b/sim/avr/configure.ac
@@ -5,6 +5,5 @@  AC_CONFIG_MACRO_DIRS([../m4 ../.. ../../config])
 SIM_AC_COMMON
 
 SIM_AC_OPTION_ENDIAN(LITTLE)
-SIM_AC_OPTION_WARNINGS
 
 SIM_AC_OUTPUT
diff --git a/sim/bfin/configure.ac b/sim/bfin/configure.ac
index e2d53bcc7ca9..ddc7bc6e0399 100644
--- a/sim/bfin/configure.ac
+++ b/sim/bfin/configure.ac
@@ -6,7 +6,6 @@  SIM_AC_COMMON
 
 SIM_AC_OPTION_ENDIAN(LITTLE)
 SIM_AC_OPTION_DEFAULT_MODEL(bf537)
-SIM_AC_OPTION_WARNINGS
 SIM_AC_OPTION_HARDWARE(\
 	bfin_cec \
 	bfin_ctimer \
diff --git a/sim/ft32/configure.ac b/sim/ft32/configure.ac
index 9d6e1e6ded71..8cd4d23a479b 100644
--- a/sim/ft32/configure.ac
+++ b/sim/ft32/configure.ac
@@ -5,6 +5,5 @@  AC_CONFIG_MACRO_DIRS([../m4 ../.. ../../config])
 SIM_AC_COMMON
 
 SIM_AC_OPTION_ENDIAN(LITTLE)
-SIM_AC_OPTION_WARNINGS
 
 SIM_AC_OUTPUT
diff --git a/sim/microblaze/configure.ac b/sim/microblaze/configure.ac
index 7638b6d8e11b..ec8a87e7d397 100644
--- a/sim/microblaze/configure.ac
+++ b/sim/microblaze/configure.ac
@@ -5,6 +5,5 @@  AC_CONFIG_MACRO_DIRS([../m4 ../.. ../../config])
 SIM_AC_COMMON
 
 SIM_AC_OPTION_ENDIAN
-SIM_AC_OPTION_WARNINGS
 
 SIM_AC_OUTPUT
diff --git a/sim/msp430/configure.ac b/sim/msp430/configure.ac
index 19839d11822a..9cab54296b62 100644
--- a/sim/msp430/configure.ac
+++ b/sim/msp430/configure.ac
@@ -24,6 +24,5 @@  AC_CONFIG_MACRO_DIRS([../m4 ../.. ../../config])
 SIM_AC_COMMON
 
 SIM_AC_OPTION_ENDIAN(LITTLE)
-SIM_AC_OPTION_WARNINGS
 
 SIM_AC_OUTPUT
diff --git a/sim/pru/configure.ac b/sim/pru/configure.ac
index 79dab8b24039..1846b26e14b0 100644
--- a/sim/pru/configure.ac
+++ b/sim/pru/configure.ac
@@ -24,6 +24,5 @@  AC_CONFIG_MACRO_DIRS([../m4 ../.. ../../config])
 SIM_AC_COMMON
 
 SIM_AC_OPTION_ENDIAN(LITTLE)
-SIM_AC_OPTION_WARNINGS
 
 SIM_AC_OUTPUT
diff --git a/sim/riscv/configure.ac b/sim/riscv/configure.ac
index 3d678acb47be..421b5ba7ef54 100644
--- a/sim/riscv/configure.ac
+++ b/sim/riscv/configure.ac
@@ -5,7 +5,6 @@  AC_CONFIG_MACRO_DIRS([../m4 ../.. ../../config])
 SIM_AC_COMMON
 
 SIM_AC_OPTION_ENDIAN(LITTLE)
-SIM_AC_OPTION_WARNINGS
 
 # Select the default model for the target.
 riscv_model=